Skip to main content
Ctrl+K

AIDA-TLU documentation

  • AIDA-TLU
  • Configuration
  • Documentation
  • Hardware Level
  • Main Level
  • AIDA-TLU
  • Configuration
  • Documentation
  • Hardware Level
  • Main Level
On this page
  • Welcome to AIDA-TLU’s documentation!
  • Indices and tables

This Page

  • Show Source

Indices

  • General Index

Welcome to AIDA-TLU’s documentation!#

  • AIDA-TLU
  • Installation
    • IPbus
    • Python packages
  • Usage
  • Tests
  • Configuration
  • Configuration
    • Internal Trigger Generation (internal_trigger)
    • DUT Module (dut_module)
    • Trigger Inputs (trigger_inputs)
    • Clock LEMO (clock_lemo)
    • PMT Power (pmt_control)
    • Data Handling and Online Monitor
    • Stop Conditions
  • Documentation
    • Introduction
    • Hardware
    • Operating Modes
    • Additional features
  • Hardware Level
  • Main Level

Indices and tables#

  • Index

  • Search Page

next

AIDA-TLU

© Copyright 2023, SiLab, Institute of Physics, University of Bonn.

Created using Sphinx 8.2.3.

Built with the PyData Sphinx Theme 0.16.1.